


Model Name: SOM-DB5830

01	COVER
02	Block Diagram
03	Power Map
04	COMe R3.0 Type6 RAW A/B
05	COMe R3.0 Type6 RAW C/D
06	LAN0/USB 3.1 Port 0-1
07	USB3.1 Port 2-3
08	USB3.1 Redriver Port 0-1
09	USB3.1 Redriver Port 2-3
10	USB2.0 Port 4-7
11	BIOS socket/SATA/RTC
12	HD Audio Codec ALC888
13	PCIe X4 Slot 1-2
14	PCI Express X16 Slot
15	Clock Buffer PCI-E/PCI
16	VGA
17	LVDS Connector
18	HDMI Conn. DDI3
19	DP Conn. DDI port 1-2
20	SYS FAN / SMART FAN
21	GPIO/SMBus/I2C/MicroSD/BZ
22	BIOS / eSPI selection
23	Port 80/ LPC PH / TPM

24	COM Port 1-2 / CAN
25	LED/SCREW/PROBE/BTN/PCB
26	ATX power / +V5_DUAL
27	DC IN / +V3.3_DUAL
28	RAPID SHUTDOWN
29	Revision History






Table 57: PCIe Connector Power and Bulk Decoupling Requirements

Power Rail	PCIe x1, x4 or x8 Connector	PCIe x16 Connector
VCC_12V	2.1A @ 1000uF bulk	5.5A @ 2000uF bulk
VCC_3V3	3.0A @ 1000uF bulk	3.0A @ 1000uF bulk
VCC_3V3_SB	375mA @ 150uF bulk	375mA @ 150uF bulk

Table 7.2: Input Power - Pin-Out Type 6/7 Modules (Dual Connector, 440 pins)

Power Rail	Module Pin Current Capability (Amps)	Nominal Input (Volts)	Input Range (Volts)	Derated Input (Volts)	Max Input Ripple (mV)	Max Module Input Power (w. derated input) (Watts)	Assumed Conversion Efficiency	Max Load Power (Watts)
VCC_12V	12	12	11.4 - 12.6	11.4	+/-100	137	85%	116
VCC_5V_SBY	2	5	4.75 - 5.25	4.75	+/-50	9		
VCC_RTC	0.5	3	2.0 - 3.3		+/-20			

ATX12V Power Supply Design Guide

Table 4. Typical Power Distribution for a 300 W ATX12V Configuration

Output	Min. Current (amps)	Max. Current (amps)	Peak Current (amps)
+12 V1DC ^(1,2)	1.0	8.0	10.0
+12 V2DC ^(1,2)	1.0	14.0	
+5 VDC	0.3	20.0	
+3.3 VDC	0.5	20.0	
-12 VDC	0.0	0.3	
+5 VSB	0.0	2.0	2.5

Note: Total combined output of 3.3 V and 5 V is ≤ 120 W

Peak currents may last up to 17 seconds with not more than one occurrence per minute

⁽¹⁾ 12V1DC and 12V2DC should have separate current limit circuits to meet 240VA safety requirements.

⁽²⁾ 12V2 supports processor power requirements and must have a separate current limit

+V12	+V12	1A (40mils)
+V5	+VLVDS_PANEL_PWR	1A (40mils)
+V3.3	+V3.3	1A (40mils)

+V12	2.2 x2 = 4.4A	4.4A (176mils)
------	---------------	----------------

+V12	+V12	PCIe X16 x1 + PCIe X4 x2
+V3.3	+V3.3	5.5A + (2.1A x2) = 9.7A (388mils)
+V3.3_DUAL	+V3.3_DUAL	3A + (3A x2) = 9A (360mils)
+V3.3_DUAL	+V3.3_DUAL	375mA + (375mA x2) = 1125mA (45mils)

+V5	+V5	50mA (2mils)
-----	-----	--------------

+V3.3	+V3.3	1A (40mils)
+V3.3_SDIO	+V3.3_SDIO	1A (40mils)

+V5	+V5	1A (40mils)
-----	-----	-------------

+V5_DUAL	+V5_DUAL	2.5A (100mils)
+V3.3_DUAL	+V3.3_DUAL	3 A (120mils)

+V3.3	+V3.3	20.47mA (0.82mils)
+V5_DUAL	+V5_DUAL	237mA (10mils)

+V5_DUAL	+V5_DUAL	900mA x4 = 3.6A (144mils)
----------	----------	---------------------------

+V5_DUAL	+V5_DUAL	500mA x8 = 4A (160mils)
----------	----------	-------------------------

+V3.3	+V3.3	200mA (8mils)
-------	-------	---------------

+V5	+V5	65mA (2.6mils)
-----	-----	----------------

+V3.3_DUAL	+V3.3_DUAL	130mA x2 = 260mA (10.4mils)
------------	------------	-----------------------------

+V5	+V5	1A (40mils)
+V12	+V12	1A (40mils)

+V3.3_DUAL	+V3.3_DUAL	25mA (1mils)
------------	------------	--------------

+V3.3_DUAL	+V3.3_DUAL (pin Header)	80mA (3.2mils)
------------	-------------------------	----------------

+V3.3_DUAL	+V3.3_DUAL (pin Header)	82mA (4mils)
------------	-------------------------	--------------

+V3.3_DUAL	+V3.3_DUAL	100mA (4mils)
------------	------------	---------------

+V3.3	+V3.3	22mA (0.88mils)
-------	-------	-----------------

+V5	+V5	55mA (2.2mils)
-----	-----	----------------

+V3.3	+V3.3	500mA x2 = 1A (40mils)
-------	-------	------------------------


+V3.3	+V3.3	11.8mA (0.5mils)
-------	-------	------------------


+V5	+V5	100mA (4mils)
-----	-----	---------------

+V12	+V12	24A (960mils)
+V3.3	+V3.3	20A (800mils)
+V5	+V5	15A (600mils)
+V5SB	+V5SB	2.5A (100mils)










+V3.3	+V3.3	40 mA (1.6 mils)
-------	-------	------------------

+V3.3	+V3.3	11.8mA (0.472mils)
-------	-------	--------------------













+VIN(SOM A/B/C/D) total:
+V12 @ 12A
+V4.75 @ 30A




LAN0
RJ-45 (w/ USB3.1 x2)




LED-Function	LED Color#	LED State	Description
Link Speed	Green / Orange	Off	10 Mbps link speed
		Green	100 Mbps link speed
		Orange	1000 Mbps link speed
Link Status & Activity	Yellow	Off	No Link
		Steady On	Link established, no activity detected
		Blinking	Link established, activity detected






USB3.1 x2



A101-1 170915
After ON Semi. review, ESD should work OK,
but will limit bandwidth due to loss.
Layout Note:
ESD net 可以為了順線修改 Net 順序



USB3.1 Connector Port 2-3



+V3.3_DUAL

B16 0803 120 100MHz 2A

+V3.3_U3RDV1

C19 10µF 6.3V 0402

C20 10µF 6.3V 0402

C21 10µF 6.3V 0402

C22 10µF 6.3V 0402

close to pin 30

close to pin 5

close to pin 13

close to pin 22

DC Input Setting "L"	Input pin connected to GND
DC Input Setting "R"	A "68k ohm" must be applied between pin and GND
DC Input Setting "F"	Input pin is left floating
DC Input Setting "H"	Input pin connected to VCC

Layout note:
Resistors place together
May 3 PADs sharing

+V3.3_U3RDV1

R74
NL/0
Jumper_1/16W
0402

R75
0
Jumper_1/16W
0402

R76
NL/0
Jumper_1/16W
0402

R77
0
Jumper_1/16W
0402

R78
0
Jumper_1/16W
0402

R79
NL/68K
1% 1/16W
0402

R80
0
Jumper_1/16W
0402

R81
NL/68K
1% 1/16W
0402

GND

GND

GND

GND

USB3.1 RDV1_CTRL_A0
USB3.1 RDV1_CTRL_B0
USB3.1 RDV1_CTRL_B1

+V3.3_U3RDV2

R82
NL/0
Jumper_1/16W
0402

R83
0
Jumper_1/16W
0402

R84
NL/0
Jumper_1/16W
0402

R85
0
Jumper_1/16W
0402

R86
0
Jumper_1/16W
0402

R87
NL/1K
1% 1/16W
0402

R88
0
Jumper_1/16W
0402

R89
NL/1K
1% 1/16W
0402

GND

GND

GND

GND

USB3.1 RDV1_CTRL_C0
USB3.1 RDV1_CTRL_C1
USB3.1 RDV1_CTRL_D0
USB3.1 RDV1_CTRL_D1

Setting #	Channel A Channel C		Channel B Channel D		EQ Equalization (dB)	FG Flat Gain (dB)
	CTRL_A1 / C1	CTRL_A0 / C0	CTRL_B1 / D1	CTRL_B0 / D0		
1	L	L	L	L	5	0
2	L	R	L	R	7	0
3	L	F	L	F	8	0
4	L	H	L	H	9	0
5	R	L	R	L	10	0
6	R	R	R	R	3	2
7	R	F	R	F	4	2
8	R	H	R	H	5	2
9	F	L	F	L	7	2
10	F	R	F	R	8	2
11 (Default)	F	F	F	F	8	-1
12	F	H	F	H	5	-1
13	H	L	H	L	7	-1
14	H	R	H	R	9	-1
15	H	F	H	F	11	-1
16	H	H	H	H	7	-1

Parameter	Test Conditions	Min	Typ	Max	Unit
V_{IL}	DC Input Setting "L"	Input pin connected to GND	GND		V
V_{IH}	DC Input Setting "H"	A specified resistor must be applied between pin and GND	$0.33 \cdot V_{CC}$		V
V_{IL}	DC Input Setting "R"	Input pin is left floating	$0.66 \cdot V_{CC}$		V
V_{IH}	DC Input Setting "H"	Input pin connected to V_{CC}	V_{CC}		V
R_{PI}	Internal pull-up resistance		100		k Ω
R_{PO}	Internal pull-down resistance		200		k Ω
R_{EX}	External Resistor for input setting "H"		68		k Ω

The diagram illustrates the internal circuitry of the NB7NPQ7041M IC, which functions as a bridge between two USB 3.1 controllers and an RS-485 network. The IC is divided into two main sections: a USB 3.1 interface on the left and an RS-485 interface on the right.



USB 3.1 Interface: The left side of the IC features two USB 3.1 controllers, labeled "USB 3.1 Controller" and "USB 3.1 Controller". Each controller is connected to the IC through four pins, each with a 100V resistor. The pins are labeled "100V", "100V", "100V", and "100V".

RS-485 Interface: The right side of the IC features two RS-485 ports, labeled "USB 3.1 Receptacle (Type-C or Type-D)" and "USB 3.1 Receptacle (Type-C or Type-D)". Each port is connected to the IC through two pins, each with a 330V resistor. The pins are labeled "330V" and "330V".

Internal Circuitry: The IC contains two differential line drivers (A TX, B TX, C TX, D TX) and two differential line receivers (A RX, B RX, C RX, D RX). The drivers are connected to the USB 3.1 controllers, and the receivers are connected to the RS-485 ports. The IC is labeled "NB7NPQ7041M" and "Up to 14 inches of FIM" and "Up to 3 inches of FIM".

ADANTECH			
Title		USB3.1 Redriver Port 0-1	
Size	Document Number	SOM-DB5830	Rev
	Monday, October 22, 2018		A1
Date	Printed	0	of 24

USB3.1 Gen2 Redriver for USB3.1 x2 Port 2-3



HW Strap table for equalization and flat gain

DC Input Setting "L"	Input pin connected to GND
DC Input Setting "R"	A "68k ohm" must be applied between pin and GND
DC Input Setting "F"	Input pin is left floating
DC Input Setting "H"	Input pin connected to VCC

ON NB7NPQ7041MMUTXG CAD Note:
Internal pull-up 100k ohm and pull-down 200k ohm.




Table 2. CONTROL PIN EFFECTS (Typical Values)

Setting #	Channel A Channel C		Channel B Channel D		EQ Equalize	FG Flat Gain
	CTRL_A1 / C1	CTRL_A0 / C0	CTRL_B1 / D1	CTRL_B0 / D0		
1	L	L	L	L	4 dB	-1 dB
2	L	R	L	R	5 dB	-1 dB
3	L	F	L	F	6 dB	-1 dB
4	L	H	L	H	8 dB	-1 dB
5	R	L	R	L	9 dB	-1 dB
6	R	R	R	R	3 dB	1 dB
7	R	F	R	F	4 dB	1 dB
8	R	H	R	H	5 dB	1 dB
9	F	L	F	L	6 dB	1 dB
10	F	R	F	R	7 dB	1 dB
11 (Default)	F	F	F	F	8 dB	-2 dB
12	F	H	F	H	5 dB	-2 dB
13	H	L	H	L	7 dB	-2 dB
14	H	R	H	R	9 dB	-2 dB
15	H	F	H	F	10 dB	-2 dB
16	H	H	H	H	7 dB	-2 dB

Table 7. LVCMOS CONTROL PIN CHARACTERISTICS 4-State LVCMOS Inputs (CTRL_A0, CTRL_A1, CTRL_B0, CTRL_B1)

Parameter	Test Conditions	Min	Typ	Max	Unit
V _{IL}	DC Input Setting "L"	Input pin connected to GND			V
V _{IR}	DC Input Setting "R"	A specified resistor must be applied between pin and GND	0.33*V _{CC}		V
V _{IF}	DC Input Setting "F"	Input pin is left floating	0.66*V _{CC}		V
V _{IH}	DC Input Setting "H"	Input pin connected to V _{CC}	V _{CC}		V
R _{PU}	Internal pull-up resistance	100			kΩ
R _{PD}	Internal pull-down resistance	200			kΩ
R _{ext}	External Resistor for input setting "R"	68			kΩ

TYPICAL APPLICATION




Figure 5. USB 3.1 Host Side NB7NPQ7041M Typical Application
*330nF capacitors on B RX and D RX are recommended, but not necessary in all cases.






Figure 1. Logic Diagram of NB7NPQ7041M


USB2.0 Port 4-5 PWR



USB2.0 Port 6-7 PWR



USB2.0 Port 4-7






SPI

BIOS SPI

+V3.3M_SPI @ 100mA


With COM.0 Rev 3, the SPI interface maybe either 3.3V or 1.8V, as is best for the Module chipset at hand.



RTC BATTERY

1-2 Clear CMOS
2-3 Normal Operation

+VBAT_C @ 0.5A (20mils)






SATA

P/N: 1654005955
PIN length 3.3mm

P/N: 1654013393-0
PIN length 2.1mm




P/N: 1654013393-0
PIN length 2.1mm

A101-2
Change SATA1-SATA4 from 1654005955 to 1654013393-01 for DFM request.





ADIANTECH			
Title		BIOS socket/SATA/RTC	
Size	Document Number		Rev
	SOM-DB5830		A1
Date: Monday, October 22, 2018		Sheet	11 of 34

HD Audio Codec REALTEK ALC888S-VD2-GR



PCI-E X4_Slot1



PCI-E X4_Slot2





Table 5.11: PCI Express Trace Routing Guidelines

Parameter	PCIe Gen2	PCIe Gen3
Symbol Rate / PCIe Lane	5.0 G Symbols/s	8.0 G Symbols/s
Maximum signal line length (coupled traces) TX and RX	21.0 inches	14.0 inches
Signal length allowance on the COM Express Carrier Board to PCIe device	15.85 inches	10.0 inches
Signal length allowance on the COM Express Carrier Board to PCIe slot	9.00 inches	4.0 inches
PCI-SIG: Differential impedance recommendation	85 Ω +/-15%	85 Ω +/-15%
COMCDG Rev. 2.0: Differential impedance recommendation for new Carrier designs	85 Ω +/-15%	
Single-ended Impedance	50 Ω +/-15%	50 Ω +/-15%

ADVANTECH



Title PCIe X4 Slot 1-2

Size Document Number SOM-DB5830



Date Monday, October 22, 2018

Sheet 13 of 34

Rev A1



PCIE Clock Buffer




5.4.9 Carrier Board LPC Devices

Carrier Board LPC devices **should** be reset with signal CB_RESET#.

A typical routing topology for a Module LPC device and two Carrier Board LPC devices clock is shown below. This topology is used by Modules that start and stop the LPC clock on the fly. In this case, a buffer cannot be used and all LPC devices must share a common clock.



Figure 5-9: Typical Routing Topology for a Module LPC Device



LA 500 mils max
LB1 = LB2 = 150 mils max
LC1 = 8.88" + LC2
LC2 = .25" max
LE2 = 1" max
LD2 + LE2 (note 2 instances of LE2) = 8.88"
R1 = R2 = 22Ω

Figure 192. LPC_CLK[0] or LPC_CLK[1] Routing Topology—2 Branches Using One Clock as Output








Table 132. LPC_CLK[1:0] Signals Trace Routing—2 Branches (Sheet 1 of 2)


Parameter	Trace Width (mils)	Minimum Trace Spacing (mils)	Trace Length (mils)
Breakout L ₉₀ and Breakin L ₉₁	3.50	3.50	0-500
L1 Main Route	4mils M5 4.5mils DSL	15	500-7500
L2 Main Route	4mils M5 4.5mils DSL	15	500-2000
L3 Main Route	4mils M5 4.5mils DSL	15	500-2500

VGA




LVDS PWR selection


CAD Note :
Follow schematic and place J6/J7 together.




LVDS INVERTER




EDP / LVDS HPD selection




LVDS Connector



Discharge Circuit



Layout Note:
Each pair of bead and resistor co-layout



Layout Note:
Each pair of bead and resistor co-layout








Table 11: Display Port / HDMI / DVI Pin-out of Type 10 and Type 16




COM Express Pin Name	DDIO Type 10	DDIO Type 6	DDIO Type 6	DDIO Type 6	Function (DDIOX) DisplayPort	Function (DDIOX) HDMI / DVI
DDIOX_PAIR0+	B71	D26	D39	C39	DPX LANE0+	TMDSX_DATA2+
DDIOX_PAIR0-	B72	D27	D40	C40	DPX LANE0-	TMDSX_DATA2-
DDIOX_PAIR1+	B73	D29	D42	C42	DPX LANE1+	TMDSX_DATA1+
DDIOX_PAIR1-	B74	D30	D43	C43	DPX LANE1-	TMDSX_DATA1-
DDIOX_PAIR2+	B75	D32	D46	C46	DPX LANE2+	TMDSX_DATA0+
DDIOX_PAIR2-	B76	D33	D47	C47	DPX LANE2-	TMDSX_DATA0-
DDIOX_PAIR3+	B81	D36	D49	C49	DPX LANE3+	TMDSX_CLK+
DDIOX_PAIR3-	B82	D37	D50	C50	DPX LANE3-	TMDSX_CLK-
DDIOX_HPD	B89	C24	D44	C44	DPX HPD	HDMI_X_HPD
DDIOX_CTRLCLK_AUX+	B98	D15	C32	C36	DPX AUX+	HDMI_X_CTRLCLK
DDIOX_CTRLCLK_AUX-	B99	D16	C33	C37	DPX AUX-	HDMI_X_CTRLCLK
DDIOX_DDC_AUX_SEL	B95	D34	C34	C38		



HDMI level shifter





DP1





Bead	
------	--

CAD Note:
Bead place them close to connector





DP2




Bead	
------	--


CAD Note:
Bead place them close to connector



SMART FAN




SYSTEM FAN



ADVANTECH			
Title SYS FAN / SMART FAN			
Size	Document Number SOM-DB5830		Rev A1
Date:	Monday, October 22, 2018		
	Sheet	20	of 34

BUZZER

+V5 @ 50mA (2mils)



GPIO CONN





Table 4.30: SD Card Interface Signals


CDM Express Signal	SD card interface signals	Comments
GPIO	SD_DATA0	Bi-directional signal
GPIO1	SD_DATA1	Bi-directional signal
GPIO2	SD_DATA2	Bi-directional signal
GPIO3	SD_DATA3	Bi-directional signal
GPIO0	SD_CLK	Output from CDM Express, input to SD
GPIO1	SD_CMD	Output from CDM Express, input to SD
GPIO2	SD_WP	Input to CDM Express when used as SD_WP
GPIO3	SD_CMD	Input to CDM Express when used as SD_CMD

GPIO / SD colay




Note: Coffee Lake NOW WW35
Suggest SD_DATA [3:0] and SD_CMD series resistance 22ohm.

SD PWR




+V3.3

+V3.3_SDIO @ 1A




Micro SD Card



6.3.6 CFL U/S/H SDXC Guidelines Change

Description: CFL-U, S and H PCH SDXC guidelines has changed.


Resistor R1 (22 ohms) is added in the below topology diagram to be placed on SD_DATA [3:0] and SD_CMD within 12.7 mm away from the device.




Following PDGs will be updated in the next release.

ESPI selection / BIOS selection

For COM.0 R3, the Module Carrier based BIOS options have been expanded to support eSPI devices. A third pin that affects the BIOS location, named ESPI_EN#, works in conjunction with BIOS_DIS1# and BIOS_DIS0# to define the BIOS boot path.



1. The Carrier shall leave the ESPI_EN# unconnected on the Carrier for LPC operation.
2. The Carrier shall tie ESPI_EN# to GND for eSPI operation.



ADANTECH

Title BIOS / eSPI selection



Size Document Number SOM-DB5830

Date: Monday, October 22, 2018


Sheet 22 of 34

Rev A1

LPC to PORT 80




**It's a little bit different between TPM2.0 FW5.51 and FW 5.61.
So co-lay to cover those FW.**



Physical Presence (PP) Pin1:
The TPM 2.0 device does not use this functionality.
For compatibility with the downgrade capability
to a TPM 1.2, the pin should be connected to a
jumper. The standard position of the jumper
should connect the pin to GND. If the pin is
connected to VDD, some special commands are
enabled for a TPM 1.2.
This pin does not have an internal pull-up or pull-
down resistor and must not be left floating.


				
Title Port 80/ LPC PH / TPM				
Size	Document Number SOM-DB5830			Rev A1
Monday, October 22, 2018				
Date:	Sheet	28	of	34

+V12 @ 24A
+V5 @ 15A
+V3.3 @ 20A
+V5SB @ 2.5A




A101-1 20170906
 Reserve those pin header after RD internal meeting.


PWRBTN Pin Header




SYS RESET Pin Header



SATA ACT# Pin Header



Power LED Pin Header




文字面標註正極

ADVANTECH


ATX power / +V5_DUAL

Size Document Number **SOM-DB5830** Rev **A1**
 Date Monday, October 22, 2018 Sheet 26 of 34

+V3.3_DUAL@ 1.6A




Rapid Shutdown




+V12 Rapid Shutdown

CAD Note:
Place close to large value Cap.




+V5_DUAL Rapid Shutdown +V5SB_CB Rapid Shutdown

CAD Note:
Place close to large value Cap.




+V3.3 Rapid Shutdown

CAD Note:
Place close to large value Cap.




+V5 Rapid Shutdown

CAD Note:
Place close to large value Cap.




+V3.3_DUAL Rapid Shutdown

CAD Note:
Place close to large value Cap.



+VBAT Rapid Shutdown

CAD Note:
Place close to battery.



ADVANTECH			
RAPID SHUTDOWN			
Size	Document Number	Rev	
	SOM-DB5830	A1	
Date	Monday, October 22, 2018	Sheet	28 of 34

SOM-DB5830 A1 01-2 PCB:19A6583001-01, 96 BOM:96965830000 Date: 2018/03/26

PG21: R519 need to mount for BUZZER function.

PG20: Change SMART_FAN1 from 1655004909-01 to 1655004347 for common part.

PG27: Add C1142 & C1165 for +VIN low voltage power ripple.

PG17: Change component at PG17 for LVDS sequence.

PG18: Correct name error from SW_HMDI_EQ1 to SW_HDMI_EQ1.

PG04: change J1 from 1653006504-01 to 1653002200 for duplicated part.

PG20: Update SMART_FAN1 PIN4 FANPWM schematic.

PG20: Change C202 from 0.1uF to 0.01uF for FANTACH waveform abnormal.

PG24: Update COM1 of Q28 schematic for connect mistake.

PG24: Change R475 to 2k and R481 to 1k for CAN_TX waveform abnormal.

PG11: Change SATA1~SATA4 from 1654005955 to 1654013393-01 for DFM request.

PG11: Update schematic for two SPI BIOS ROM support.

PG11: Add J3(1-2) jumper for two SPI BIOS ROM support.

PG21: Add SD_PWR_EN to CN1 PIN A86 to control SD CONN PWR.

PG26: Add schematic for TYPE2# & TYPE0# select.

PG15: Swap U7 SMB_M_CLK and SMB_M_DAT for connect mistake.

PG17: Change R2033 from +V3.3 to +V5_DUAL for +VLVDS_PANEL_PWR discharge.

PG17: Change R2034 from 1.2Kohm to 52.3ohm for +VLVDS_PANEL_PWR discharge.

PG23: Change TPM(U19) from 1410028322-01(FW5.61) to 1410028322-11(FW5.62).

PG23: Change R459 from 33k to 4.7k for FAE recommend.

PG23: Change LPC_PH1 from 1653007220 to 1653007270-01 for DFM request.

PG17: Reserve cap at LVDS signals for SI and remove Common Mode Choke.

PG09: Change HW Strap setting of equalization and flat gain for USB3.1 GEN2 TX.

PG21: Change Q27 from 1310390410-02 to 1310390410 for duplicated part.

PGXX: Change 2N7002 from 1315700214 to 1315700214-01 for part shortage issue.

PG06: Reserve Common Mode Choke co-layout for USB3.1 RX Port 0/1 signal.

PG07: Reserve Common Mode Choke co-layout for USB3.1 RX Port 2/3 signal.

PG10: Change USB20 port 4~7 Common Mode Choke from 1212003587-01 to 1212001302.

PG06: Change USB20 port 0/1 Common Mode Choke from 1212003587-01 to 1212001302.

PG07: Change USB20 port 2/3 Common Mode Choke from 1212003587-01 to 1212001302.

PG10: Change USB20 CONN USB2.0_1 from 1654012279-01 to 1654009643.

PG29: Change C84/C85/C88/C89 from X7R 4.7uF 10% 10V SMD 0805 to X5R 4.7uF 10% 25V SMD 0603 for capacitance shortage issue.

PG17: Unmount C155 for LVDS sequence.

PG28: Change Q54 from 1315700210-04 to 1310006311-01 for clear CMOS issue.

SOM-DB5830 A101-3 PCB:19A6583002-01, 96 BOM:96965830000 Date: 2018/10/03

PG6: Change re-driver USB3.1 port 0/1.

PG7: Change re-driver USB3.1 port 2/3.

PG8: Change re-driver USB3.1 port 0/1.

PG9: Change re-driver USB3.1 port 2/3.